In quantum compilation, one step translates a technology-independent quantum circuit into a technology-dependent quantum circuit for a targeted device. Besides mapping quantum gates into the supported gate set, it is necessary to map pseudo qubits in the technology-independent circuit into physical qubits of the technology-dependent circuit such that coupling constraints among qubits acting in multiple-qubit gates are satisfied. It is usually not possible to find such a mapping without adding SWAP gates into the circuit. To cope with the technical limitations of NISQ-era quantum devices, it is crucial to find a mapping that requires as few additional gates as possible. The large search space of possible mappings makes this task a difficult combinatorial optimization problem.
I. INTRODUCTION
Today's NISQ-era quantum devices [1] support some given set of single-and two-qubit quantum gates. While single-qubit operations can be executed on any of the physical qubits, two-qubit quantum gates can only be performed by a pair of qubits that is physically connected. Such a set of connected qubit pairs is called coupling constraints. One task in quantum compilation algorithms is the mapping of a quantum circuit, a sequence of quantum gates, onto the physical qubits of the device such that all two-qubit operations are executed with respect to the device's coupling constraints. This task is not always possible without adding gates to the circuit.
Finding an optimum solution that minimizes the number of additional gates is NP-hard [2] . In order to efficiently find some solution, several heuristics have been proposed [3] [4] [5] [6] . A common bottleneck in these heuristics is the large combinational search space due to the numerous possible ways of mapping the gates to the device.
In this paper, we discuss how zero-suppressed decision diagrams (ZDDs, [7, 8] ) can be used in mapping algorithms to better deal with the combinational complexity. We show how to implement two specific problems which appear in several heuristics: (1) finding a maximal subcircuit that can be mapped without adding gates, and (2) calculating all nodes of a level in an A* search tree to determine the locally best SWAP circuit.
The first problem was solved using SAT in [5] . In contrast to the SAT-based solution, which finds one possible * mathias.soeken@epfl.ch; msoeken.github.io; QIP 2019 extended poster abstract mapping, the ZDD-based algorithm generates all possible mappings. All solutions are represented implicitely by means of a decision diagram, which may be used to count all solutions, query some solutions, or compute the solution that minimizes some linear cost function. All such tasks can be performed in time linear with respect to the size of the ZDD. The second problem was addressed in [6] . The authors found that A* search algorithms suffer from enumerating too many SWAP circuits and proposed heuristics to reduce the search space significantly, thereby reducing the overall runtime by still achieving comparable or better results. We demonstrate how ZDDs can be used to symbolically represent a set of many possible candidate SWAP circuits. The ZDD can be used to estimate whether an exhaustive enumeration of these candidates is efficient, or if not to sample circuits with respect to a linear cost function.
The reported algorithms in this paper are viewed as motivating examples to illustrate how ZDDs may be used for implementing a mapping algorithm, rather than a complete and finished study. In future work, we plan to write complete mapping algorithms powered by ZDDs as internal data structures.
II. PRELIMINARIES

A. Graphs
An undirected graph G = (V, E) consists of a set of vertices V and a set of edges E ⊆ V 2 = {V ′ ⊆ V | |V ′ | = 2}. Given two undirected graphs G 1 = (V 1 , E 1 ) and G 2 = (V 2 , E 2 ), we say that G 1 is a subgraph of G 2 , if there exists an injective function ϕ : 
Given an ordered sequence S = s 1 , . . . , s n , we define an ordered partition S 1 , . . . , S l as a set of nonempty subsequences S i = s bi , s bi+1 , . . . , s ei such that b 1 = s 1 , e l = s n , and b i = e i−1 + 1 for all 1 < i ≤ l. Example 1. Let S = 3, 5, 1, 2, 8, 2, 3, 4. Then S 1 = 3, 5, 1, S 2 = 2, 8, and S 3 = 2, 3, 4 is an ordered partition of S.
B. Zero-suppressed decision diagrams
Given a set of variables X = {x 1 , . . . , x n }, a ZDD [7, 8] is a directed acyclic graph with nonterminal vertices N and two terminal vertices ⊤ and ⊥. Each non-terminal vertex v ∈ N is associated with a variable V (v) ∈ {1, . . . , n} and two successor nodes HI(v), LO(v) ∈ N ∪ {⊤, ⊥}. The nodes on a path to a terminal node follow a variable order. We have HI(v) ∈ {⊤, ⊥} or V (HI(v)) > V (v) for all v [9] . The same applies to LO(v) .
Each vertex in the ZDD represents a finite family of finite subsets over X. The terminal node ⊥ represents the empty family ∅ and the terminal node ⊤ represents the unit family which is the set containing the empty set {∅}. Each non-terminal v represents the subset
A ZDD is reduced if there are no two vertices that represent the same sets. This implies that in a reduced ZDD there cannot be a vertex v with HI(v) = ⊥, since such a vertex represents the set LO(v). For the sake of convenience, we use ǫ x to denote the elementary family {{x}} for each x ∈ X. Finally, we use ℘ to refer to the ZDD that represents the universal family of all subsets of X.
We write |f | to denote the number of sets in a family f . We write Z(f ) to denote the number of nodes, including the terminal nodes, of the reduced ZDD for f .
i.e., all two-element subsets of X = {x 1 , x 2 , x 3 , x 4 }. We have |f | = 6 and Z(f ) = 8. In the general case, the ZDD f that represents all k-element subsets of a set {x 1 , . . . , x n } has Z(f ) = O(kn) nodes, while representing |f | = n k sets.
Given two ZDDs f and g, the following list of operations is part of what is called a ZDD family algebra. Each operation can be efficiently implemented using ZDDs.
is the ZDD that represents the family X ′ k . Note that the nonsupersets operation can be described in terms of the others: f ցg = f \(f ⊔g). However, it may be more efficient to implement the operation explicitly in a ZDD package. For a detailed description of how ZDDs are represented in memory and how the ZDD family algebra operations are implemented, the reader is referred to the literature [8] .
III. PROBLEM FORMULATION
In this paper, we model the quantum circuit that should be mapped to a quantum device as a set of pseudo qubits V = {v 1 , . . . , v n } and an ordered sequence of twoqubit gates G = g 1 , . . . , g k , with g i ∈ V 2 . We can safely ignore the one-qubit gates in the circuit, since the coupling constraints of the device do not affect their mapping. Also note that we do not take the direction of a gate (e.g., the position of control and target in a CNOT) into account.
Example 3. Fig. 2(a) shows a quantum circuit on four pseudo qubits V = {a, b, c, d} and three 2-qubit gates g 1 = {a, b}, g 2 = {b, c}, and g 3 = {b, d}.
A quantum device is modeled by an undirected graph (P, E), where P = {p 1 , . . . , p m } is a set of physical qubits and an edge {p, q} ∈ E ⊆ P 2 states that a 2-qubit operation can be executed using the two physical qubits p and q. The goal is to find one mapping ϕ : V → P of pseudo qubits into physical ones, such that all 2-qubit operations in the circuit are executed on adjacent qubits according to the device's coupling constraints. It may not be possible to find such mapping for the input circuit. For example, there exists no such mapping for the example circuit, since the pseudo qubit b interacts with three other qubits. However, by adding SWAP gates to reorder pseudo qubits, a mapping can be achieved.
Example 5. By adding a SWAP gate after the second gate of the circuit in Fig. 2(a) , one must update all successive gates in order to retain the functionality. However, the augmented circuit can now be mapped to the quantum device by mapping a → A, b → B, c → C, and d → D.
The aim is to use a small number of SWAP gates when augmenting an initial circuit to a circuit that can be mapped into a target device. Finding the globally optimum mapping and an augmented circuit using the fewest number of SWAP gates is a computationally complex and time-consuming task [2] .
In this work, we address the following two problems using ZDDs. Problem 1. Partition the sequence of gates G into an ordered partition G 1 , . . . , G l such that • there exists a subgraph isomorphism of (V, G j ) to (P, E) for 1 ≤ j ≤ l,
• there exists no subgraph isomorphism of (V, G j ∪ {g bj+1 }) to (P, E) for 1 ≤ j < l.
For each j, find all subgraph isomorphisms
Problem 1 has been solved in [5] using SAT solvers. However, their solution only finds a single isomorphism for each partition. Problem 2. Merge partitions G j−1 and G j by inserting SWAP gates before the gates in G j .
IV. FINDING MAXIMAL PARTITIONS
In this section, we describe how to use ZDDs and ZDD operations to find a maximal partition that starts in some gate g i . We then show an algorithm that uses this technique to solve Problem 1. The ZDDs are defined over the nm variables vp for each v ∈ V and each p ∈ P . Each ZDD represents a family of finite subsets, and each subset α represents a partial mapping ϕ : V → P , where ϕ(v) = p, if and only if vp ∈ α. First, we define some general sets, which are used throughout the following operations. It is sufficient to initialize these sets once at the beginning of the algorithm. The set
contains all singleton mappings v → p for some v ∈ V . Analogously, the set
contains all singleton mappings v → p for some p ∈ P . Using this set, we can define two other helpful sets, valid and bad, using the ZDD family algebra operations. The set valid contains all two-element partial mappings, which are feasible with respect to the coupling constraints of the device:
The set bad contains all two element sets of illegal partial mappings, because they either contain an element with two images or two elements which map to the same image: From the resulting set, we can remove the cases in which p = q by subtracting from(v). The same argument applies to (to(p) ⊔ to(p)) \ to(p).
Data: Gate sequence g1, . . . , g k , and device (P, E) Result: partitions Gj with begin and end indexes bj , ej; all possible mappings Φj Set j ← 1, bj ← 1, m ← map(1);
Algorithm 1: Find maximal partitions Corollary 1. A set α represents a partial mapping if and only if there exists no β ∈ bad such that β ⊆ α.
Last, we define the set map(i) which represents all possible mappings of the pseudo qubits in gate g i = {v, w}:
In other words, we first join all possible mappings of v with all possible mappings of w, before we restrict the result two-element subsets to those which are valid with respect to the target device. Finally, the possible mappings of two consecutive gates g i and g i+1 can be computed using (map(i) ⊔ map(i + 1)) ց bad.
Example 9. Recall the two families map(1) and map(2) from the previous example. Joining them leads to a family with up to 64 subsets, out of which many do not represent legal partial mappings such as {aA, bB, bA, cB}. These can be removed using the restriction to bad, resulting a family consisting of the only eight legal partial mappings: Algorithm 1 uses all these ZDDs and operations to compute a maximal partition of subcircuits starting from the first gate. It uses a counter j that indicates the current partition number. In m we store and update the set of mappings for the current partition. It will be eventually stored in Φ j . For each gate i we try to extend m by adding the gate using map(i), and store the resulting mappings in m ′ . If m ′ is empty, then the current partition ends at i − 1, and a new partition j + 1 starts at gate i. Otherwise m is updated with m ′ .
V. MERGING PARTITIONS WITH SWAP GATES
This section discusses another problem in which ZDDs can help achieving an efficient implementation. We describe how to sample SWAP circuits to insert after some partition in order to merge successive gates. We assume the following setting. Some prefix of gates has already been mapped to physical qubits using a global mapping ϕ : V → P . The next partition of gates, described by the sequence g b , g b+1 , . . . , g e−1 , g e cannot be mapped and SWAP gates are needed to change the indexes of these gates such that they can be mapped. Many algorithms use an A* search to find a SWAP circuit that connects two partitions [4] [5] [6] . The ZDD proposed in this section can be used to find possible next SWAP circuit parts in each iteration of the A* search.
We illustrate the use of ZDDs to create a set of all "good" SWAP circuits, which are those that interact with at least one qubit in the image of ϕ and the depth of the circuit is 1, i.e., a SWAP circuit may only contain multiple SWAP gates if they do not use the same qubits. The ZDDs are defined over the |E| variables e for each e ∈ E, since SWAP gates can only be placed on edges according to the quantum device. We initialize the ZDD base with the following ZDDs. For each p ∈ P , the ZDD
contains all SWAPs that interact with qubit p. All possible subsets of SWAP gates that can be executed in parallel (i.e., in depth 1) are described by the ZDD
However, not all combinations of SWAP gates in layers may be useful for a partition of gates. The affected qubits in the gate sequence g b , . . . , g e are P ′ = {ϕ(v) | v ∈ g b ∪ g b+1 ∪ · · · ∪ g e }.
(10)
Therefore, we can restrict layers to only contain those subsets of SWAP gates, in which each SWAP affects at least one qubit in P ′ :
layers ′ = layers ց {ǫ e | e ∈ E s.t. e ∩ P ′ = ∅} (11)
Now layers ′ may be used in an A* search to sample possible SWAP circuit in order to evaluate their effect on the successive partition. One can quickly determine the size of layers ′ which corrsponds to the number of nodes that are added to the A* search tree in each iteration. If this number is too large for a practical algorihm, one can restrict layers ′ further or implement specific sampling procedures that return SWAP circuits with respect to some linear cost function.
VI. CONCLUSION
In this paper, we motivated the use of ZDDs in mapping algorithms for NISQ quantum compilers. As examples we showed how to find maximal partitions of subcircuits that can be mapped without adding SWAP gates, and how to enumerate and sample from a ZDD representing a set of SWAP circuits, which may be employed in an A* search. As next steps, we plan to extend these motivating examples to a full mapping algorithm, and derive bounds for the size of the ZDDs and used oper-ations. We have several ideas on how to use ZDDs to implement some cost functions or use them to measure the flexibility of a mapping, by relating it to the number of possible mappings.
